Semiconductor Engineering

Fine-Grained Functional Partitioning For Low Level SRAM Cache in 3D-IC designs (imec)

A new technical paper titled “Towards Fine-grained Partitioning of Low-level SRAM Caches for Emerging 3D-IC Designs” was published by researchers at imec. “We propose a partitioning of low-level ...